88cf9d0728
Fixed 32-bit Windows build
2019-02-19 23:12:56 +01:00
219efce06c
New command line options
2019-02-19 22:47:45 +01:00
f930d5d4dc
Fixed a bug in FSWAP_R
2019-02-18 22:09:20 +01:00
c5309fae9e
Fixed portable intrinsics compilation
2019-02-18 17:57:54 +01:00
bf34d27ecd
Portable SSE2 intrinsics
2019-02-18 08:56:37 +01:00
954365634e
Fixed alignment of VirtualMachine
2019-02-18 08:54:55 +01:00
dce8c74fa8
Fixed software AES in getResult
2019-02-18 08:45:39 +01:00
9a23bdb40d
Fixed linux version of SquareHash
2019-02-18 08:44:28 +01:00
bfd557dac5
Added reference result
...
Fixed undefined initial rounding mode
2019-02-17 10:54:51 +01:00
923420f0a3
Fixed mining and verification mode not giving the same results
...
Trace support in Assembly generator
2019-02-16 23:18:45 +01:00
a145caa185
Fixed JIT compiler not producing the same code as genAsm and genNative
2019-02-15 16:43:52 +01:00
f0d52fcf4d
Fixed dependent constants
2019-02-15 11:38:20 +01:00
ff0c5a58b3
More compact bytecode
2019-02-15 11:14:40 +01:00
447e8a1d4f
Simplified division in interpreted mode
...
Fixed incorrect condition code in JitCompilerX86
Refactoring
2019-02-15 10:41:02 +01:00
1df975e583
Restored software AES support
2019-02-13 22:46:32 +01:00
f76e8c2e20
Reworked "FNEG" instruction to make ASIC optimizations more difficult
2019-02-13 00:01:34 +01:00
376c868ca0
Fixed wrong REX prefix in FDIV_M code
2019-02-12 23:20:10 +01:00
5a89c9b28e
Use allocExecutableMemory
2019-02-12 18:18:02 +01:00
0b1761a846
Refactoring: mining/verification mode
2019-02-11 18:57:42 +01:00
69764966c0
Position independent loads fixed #21
2019-02-11 18:13:03 +01:00
b8ce504be6
Added comments to hashAes1Rx4 and fillAes1Rx4
...
Fixed gcc compilation
Added performance numbers
2019-02-09 19:32:53 +01:00
2798d78717
Render imm32 as signed in RandomX code
2019-02-09 16:19:15 +01:00
32d827d0a6
Interpreter with bytecode
...
Fixed some undefined behavior with signed types
Fixed different results on big endian systems
Removed unused code files
Restored FNEG_R instructions
Updated documentation
2019-02-09 15:45:26 +01:00
a586751f6b
Removed FPNEG instruction
...
Optimized instruction frequencies
Increased the range for A registers from [1,65536) to [1, 4294967296)
2019-02-07 16:11:27 +01:00
ac4462ad42
Renamed floating point instructions
...
Fixed negative source operand for FMUL_M and FDIV_M
2019-02-05 23:43:57 +01:00
b417fd08ea
16 -> 8 chained programs
...
constant address loads are always from L3
2019-02-05 23:06:44 +01:00
1ee94bef2a
Added ISWAP instruction
...
Scratchpad -> 2 MiB
New scratchpad initialization
New dataset initialization
2019-02-04 17:07:00 +01:00
20eb549725
Merged load/store of integer and FP registers
2019-01-27 19:33:55 +01:00
8f2abd6c05
NOP instruction
...
register load/store from L3
2019-01-27 18:19:49 +01:00
005c67f64c
Added explicit STORE instructions
...
JIT compiler
2019-01-27 10:52:30 +01:00
d2cb086221
ASM code generator for "small" programs that fit into the uOP cache
2019-01-24 19:29:59 +01:00
bd0dba88a8
4 scratchpad segments
2019-01-20 00:44:01 +01:00
16db607025
Scratchpad size increased to 1 MiB
...
New AES-based scratchpad hashing function
2019-01-18 23:51:18 +01:00
93c324709b
Related to previous changes
2019-01-18 19:06:46 +01:00
89bc68d093
Memory-bound dataset initialization
2019-01-18 18:44:06 +01:00
4fb168e249
Large page support for cache
...
Bug fixes
2019-01-18 17:57:47 +01:00
8b1102ee05
Interpreter + async mode
2019-01-15 00:01:11 +01:00
a7ffe8c19a
Mix dataset cacheline with registers r0-r7
2019-01-13 21:14:59 +01:00
48d85643de
Dataset intialization algorithm (AES)
2019-01-13 13:47:25 +01:00
67e741ff22
Reduced x86 code size by 512 bytes (and ecx -> and eax)
2019-01-12 20:27:35 +01:00
1426fcbab5
Print average program code size
...
Fixed assembly for MUL_64 and IMUL_32
Division weight 4 -> 8
2019-01-12 16:05:09 +01:00
2756bcdcfe
Added magic division to JIT compiler
...
New B operand selection rules
2019-01-11 16:53:52 +01:00
451dfc5730
Optimized division by constants
2019-01-11 14:08:21 +01:00
c02ee4291d
FPROUND - variable flag offset
2019-01-11 10:52:12 +01:00
e487092f07
Simplified CALL and RET
2019-01-11 10:18:24 +01:00
557241cd95
JUMP instruction
2019-01-11 09:58:06 +01:00
d1a808643d
Random accesses - JIT compiler
2019-01-10 22:04:55 +01:00
b71e0eec65
Optimizations to reduce code size under 32K
2019-01-08 14:50:31 +01:00
b6d654291f
90 address transformations
2019-01-08 12:19:19 +01:00
2f6a599ff6
Inlined calls for memory read
2019-01-07 17:44:43 +01:00
6519fed4d1
Combined prefetch + read into a single step
2019-01-07 11:26:43 +01:00
4189e4ebc6
Original number of VM instructions
2019-01-06 17:23:05 +01:00
619bee5418
Random dataset accesses - asm only
...
Initial support for large pages
2019-01-04 19:44:15 +01:00
3caecc7646
Vector FPU instructions
...
JitCompilerX86 - static code written in asm
Updated ALU/FPU tests
Updated instruction weights
2018-12-31 19:06:45 +01:00
a09bee8d60
js -> jz to enable macro-op fusion on Intel CPUs (~1% speed-up)
2018-12-28 14:18:41 +01:00
76b6b05cf2
Unconditional RET
2018-12-28 12:09:37 +01:00
39c569ae44
Fixed a potential crash in JitCompilerX86
2018-12-27 21:42:38 +01:00
5bc26348f1
Updated readme with performance data
...
Added --help option
2018-12-23 18:02:17 +01:00
03913d0e81
Run a single thread synchronously
2018-12-23 15:12:54 +01:00
c05947db09
Bug fixes
2018-12-23 14:25:22 +01:00
ca59925495
JitCompilerX86: use mmap to allocate an executable buffer
...
compile as c++11
2018-12-23 14:09:09 +01:00
740c40b218
8 branch conditions for CALL/RET
2018-12-21 22:41:35 +01:00
55afe9646f
Debuggable assembly generator
2018-12-21 21:09:55 +01:00
fce6e75689
Fixed copyright notice
2018-12-21 21:04:35 +01:00
ffa67295c4
Instruction statistics
2018-12-20 22:42:47 +01:00
1db7dd6e8b
Renamed immediate constants
2018-12-20 18:36:09 +01:00
b9d2d853aa
Support for multiple threads
2018-12-19 21:54:44 +01:00
cb12feaf91
t1ha2 hash for scratchpad digest
2018-12-19 12:38:10 +01:00
ed0bc906d6
JIT compiler for x86
2018-12-18 22:00:58 +01:00
ddc29cb4d3
Optimized x86 initialization
2018-12-16 15:10:03 +01:00
4f276541d2
Modified x86 register allocation
2018-12-16 13:43:18 +01:00
6332831ec1
Implemented cache shift
...
Fixed assembly code generator
Fixed an error in the interpreter
Updated specification: sign-extended immediates
2018-12-15 23:13:17 +01:00
d6ca408ce2
Merge branch 'master' of git@github.com:tevador/RandomX.git
2018-12-13 23:16:04 +01:00
cb0721056a
Assembly code generator for Windows 64-bit
2018-12-13 23:11:55 +01:00
8ef8224270
update ifdef for _rotr on aarch64
...
Enables compilation on aarch64 (Packet c1.large.arm)
2018-12-12 07:54:33 -05:00
c9102ee88c
RandomX portable interpreter
2018-12-11 21:00:30 +01:00
tevador
Edward Vielmetti