sech1p
/
uwu
1
2
Fork 0
Code Issues Pull Requests Projects Releases Wiki Activity
uwu/uwu.v

6 lines
65 B
Verilog
Raw Permalink Blame History

module uwu;
initial begin
$display("uwu");
end
endmodule
Reference in New Issue View Git Blame Copy Permalink