Add uwu in Verilog
This commit is contained in:
parent
ba3f0acc56
commit
4a9a6c096e
2 changed files with 7 additions and 1 deletions
|
@ -1,6 +1,6 @@
|
|||
# uwu
|
||||
|
||||
uwu in every (soon™️) programming language in the world (75 languages and keeps growing)
|
||||
uwu in every (soon™️) programming language in the world (76 languages and keeps growing)
|
||||
|
||||
## Languages
|
||||
|
||||
|
@ -61,6 +61,7 @@ uwu in every (soon™️) programming language in the world (75 languages and ke
|
|||
- [Swift](uwu.swift)
|
||||
- [Tcl](uwu.tcl)
|
||||
- [Vala](uwu.vala)
|
||||
- [Verilog](uwu.v)
|
||||
- [Vim script](uwu.vim)
|
||||
- [Visual Basic .NET](uwu.vbnet)
|
||||
- [Xojo](uwu.xojo)
|
||||
|
|
5
uwu.v
Normal file
5
uwu.v
Normal file
|
@ -0,0 +1,5 @@
|
|||
module uwu;
|
||||
initial begin
|
||||
$display("uwu");
|
||||
end
|
||||
endmodule
|
Loading…
Reference in a new issue