d0s3t3ch/RandomWOW
1
0
Fork 0
mirror of https://git.wownero.com/wownero/RandomWOW.git synced 2024-08-15 00:23:14 +00:00
Code Issues Projects Releases Wiki Activity

Update documentation

Browse source
This commit is contained in:
tevador 2019-08-30 10:16:11 +02:00
parent bd8ef0375a
commit d99af8c51e
3 changed files with 933 additions and 928 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

7
README.md
View file

@ -107,14 +107,15 @@ The reference implementation has been validated on the following platforms:
* PPC64 (64-bit, big-endian) * PPC64 (64-bit, big-endian)
## Acknowledgements ## Acknowledgements
* [tevador](https://github.com/tevador) - author
* [SChernykh](https://github.com/SChernykh) - contributed significantly to the design of RandomX * [SChernykh](https://github.com/SChernykh) - contributed significantly to the design of RandomX
* [hyc](https://github.com/hyc) - original idea of using random code execution for PoW * [hyc](https://github.com/hyc) - original idea of using random code execution for PoW
* Other contributors: [nioroso-x3](https://github.com/nioroso-x3), [jtgrassie](https://github.com/jtgrassie) * [Other contributors](https://github.com/tevador/RandomX/graphs/contributors)
RandomX uses some source code from the following 3rd party repositories: RandomX uses some source code from the following 3rd party repositories:
* Argon2d, Blake2b hashing functions: https://github.com/P-H-C/phc-winner-argon2 * Argon2d, Blake2b hashing functions: https://github.com/P-H-C/phc-winner-argon2
The author of RandomX declares no competing financial interest in RandomX adoption, other than being a holder of Monero. The development of RandomX was funded from the author's own pocket with only the help listed above. The author of RandomX declares no competing financial interest.
## Donations ## Donations
@ -124,4 +125,4 @@ Author's XMR address:
``` ```
845xHUh5GvfHwc2R8DVJCE7BT2sd4YEcmjG8GNSdmeNsP5DTEjXd1CNgxTcjHjiFuthRHAoVEJjM7GyKzQKLJtbd56xbh7V 845xHUh5GvfHwc2R8DVJCE7BT2sd4YEcmjG8GNSdmeNsP5DTEjXd1CNgxTcjHjiFuthRHAoVEJjM7GyKzQKLJtbd56xbh7V
``` ```
Total donations received: ~3.74 XMR (as of 9th July 2019). Thanks to all contributors. Total donations received: ~3.86 XMR (as of 30th August 2019). Thanks to all contributors.

1850
doc/program.asm
View file

File diff suppressed because it is too large Load diff

4
doc/specs.md
View file

@ -553,7 +553,7 @@ For integer instructions, the destination is always an integer register (registe
|frequency|instruction|dst|src|`src == dst ?`|operation| |frequency|instruction|dst|src|`src == dst ?`|operation|
|-|-|-|-|-|-| |-|-|-|-|-|-|
|25/256|IADD_RS|R|R|`src = dst`|`dst = dst + (src << mod.shift) (+ imm32)`| |16/256|IADD_RS|R|R|`src = dst`|`dst = dst + (src << mod.shift) (+ imm32)`|
|7/256|IADD_M|R|R|`src = 0`|`dst = dst + [mem]`| |7/256|IADD_M|R|R|`src = 0`|`dst = dst + [mem]`|
|16/256|ISUB_R|R|R|`src = imm32`|`dst = dst - src`| |16/256|ISUB_R|R|R|`src = imm32`|`dst = dst - src`|
|7/256|ISUB_M|R|R|`src = 0`|`dst = dst - [mem]`| |7/256|ISUB_M|R|R|`src = 0`|`dst = dst - [mem]`|
@ -664,7 +664,7 @@ There are 2 control instructions.
|frequency|instruction|dst|src|operation| |frequency|instruction|dst|src|operation|
|-|-|-|-|-| |-|-|-|-|-|
|1/256|CFROUND|-|R|`fprc = src >>> imm32` |1/256|CFROUND|-|R|`fprc = src >>> imm32`
|16/256|CBRANCH|R|-|`dst = dst + cimm`, conditional jump |25/256|CBRANCH|R|-|`dst = dst + cimm`, conditional jump
#### 5.4.1 CFROUND #### 5.4.1 CFROUND
This instruction calculates a 2-bit value by rotating the source register right by `imm32` bits and taking the 2 least significant bits (the value of the source register is unaffected). The result is stored in the `fprc` register. This changes the rounding mode of all subsequent floating point instructions. This instruction calculates a 2-bit value by rotating the source register right by `imm32` bits and taking the 2 least significant bits (the value of the source register is unaffected). The result is stored in the `fprc` register. This changes the rounding mode of all subsequent floating point instructions.